| BODY HEIGHT | 0.240 INCHES MINIMUM AND 0.260 INCHES MAXIMUM |
| BODY LENGTH | 0.330 INCHES MINIMUM AND 0.350 INCHES MAXIMUM |
| BODY WIDTH | 0.030 INCHES MINIMUM AND 0.070 INCHES MAXIMUM |
| CASE OUTLINE SOURCE AND DESIGNATOR | T0-88 JOINT ELECTRON DEVICE ENGINEERING COUNCIL |
| DESIGN FUNCTION AND QUANTITY | 3 GATE, NOR |
| FEATURES PROVIDED | HERMETICALLY SEALED AND HIGH SPEED AND MONOLITHIC AND POSITIVE OUTPUTS |
| INCLOSURE CONFIGURATION | FLAT PACK |
| INCLOSURE MATERIAL | CERAMIC AND GLASS |
| INPUT CIRCUIT PATTERN | TRIPLE 3 INPUT |
| MAXIMUM POWER DISSIPATION RATING | 43.7 MILLIWATTS |
| OPERATING TEMP RANGE | +0.0 TO 6.0 CELSIUS |
| OUTPUT LOGIC FORM | DIODE-TRANSISTOR LOGIC |
| STORAGE TEMP RANGE | -65.0 TO 150.0 CELSIUS |
| TERMINAL SURFACE TREATMENT | SOLDER |
| TERMINAL TYPE AND QUANTITY | 6 FLAT LEADS |
| TEST DATA DOCUMENT | 10236-7100026 DRAWING (THIS IS THE BASIC GOVERNING DRAWING, SUCH AS A CONTRACTOR DRAWING, ORIGINAL EQUIPMENT MANUFACTURER DRAWING, ETC.; EXCLUDES ANY SPECIFICATION, STANDARD OR OTHER DOCUMENT THAT MAY BE REFERENCED IN A BASIC GOVERNING DRAWING) |
| TIME RATING PER CHACTERISTIC | 13.00 NANOSECONDS MAXIMUM PROPAGATION DELAY TIME, LOW TO HIGH LEVEL OUTPUT AND 13.00 NANOSECONDS MAXIMUM PROPAGATION DELAY TIME, HIGH TO LOW LEVEL OUTPUT |
| VOLTAGE RATING AND TYPE PER CHARACTERISTIC | 6.0 VOLTS MAXIMUM POWER SOURCE |